FPGA Design Engineer (Timing) Job Listing at AMD in San Jose, CA (Job ID 89010-en-us)

Description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we're looking for talent who feel the same: people who want to leave the planet better than they found it, those who don't shy away from humanity's challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you're designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

THE ROLE:

As a FPGA Design Engineer, you will work with digital timing experts, FPGA circuit designers and FPGA software modeling experts to create timing model for the entire FPGA, that will be used by the FPGA toolset to ensure proper timing for the user created designs.

THE PERSON:

You have a passion for digital design, and associated timings based on various operating conditions (PVT) to ensure correct functionality of a complex design. You are a team player who has excellent communication skills. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

• Run simulation on various sections of FPGA components and derive the timing information from there and pair it with the corresponding FPGA timing model.
• Analyze timing numbers for the correctness and ensure no unrealistic timing numbers got generated due to any simulation setup issue. 
• Create special type of designs for FPGA and run them on FPGA silicon to correlate the simulated numbers with the measured timing numbers on the silicon.
• Create and modify Perl and Python based scripts to automate the timing capture and analysis process.

PREFERRED EXPERIENCE:

• Good understanding of digital design concepts with emphasis towards timing.
• Good understanding of transitor and gate level circuit behavior.
• Experience with design creation using AMD FPGA toolset is a plus.
• Experience or familiarity with simulation and timing tools like VCS, PrimeTime and SPICE.
• Good working knowledge in writing scripts using Python or Perl.
• Experience in Silicon characterization is a plus.

ACADEMIC CREDENTIALS:

Bachelors or Masters degree in Electrical Engineering, Computer Engineering or equivalent.

This role is not eligible for visa sponsorship.

#LI-CJ3

#LI-Hybrid

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD's “Responsible AI Policy” is available here.

This posting is for an existing vacancy.