Manager, FPGA IP Design Engineering Job Listing at AMD in San Jose, CA (Job ID 78456-en-us)

Description

WHAT YOU DO AT AMD CHANGES EVERYTHING 

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.  

THE ROLE

We are seeking a technically strong, execution‑driven engineering manager to lead end‑to‑end development of FPGA‑based IP—from concept through post‑silicon validation. This role will guide a high‑performing team of specialists to deliver optimized, customer‑ready IP solutions such as LPDDR5/6, DDR5/6, MIPI, Display port and HDMI.

THE IDEAL CANDIDATE

You are a collaborative, detail‑oriented leader who thrives in fast‑paced, cross‑functional environments. You bring strong communication, problem‑solving ability, and an ownership mindset to drive complex product development. You possess deep technical expertise in FPGA‑based IP flows, RTL development, and validation methodologies, along with the leadership skills needed to motivate and guide teams across global sites.

KEY RESPONSIBILITIES

Product Inception & Definition

• Define product requirements using input from engineering and marketing.
• Drive early‑phase cost modeling, resource planning, and schedule estimates.
• Align product roadmap and schedules with external partners and vendors.

Development & Execution

• Collaborate with architecture and verification teams to balance timing, performance, and schedule trade‑offs.
• Support engineering execution from RTL development through FPGA timing closure.
• Lead cross‑functional alignment and resolve issues across the development lifecycle.
• Provide technical direction on IP selection, protocols, and SystemVerilog‑based design decisions.

Post‑Silicon & Validation

• Ensure comprehensive test plans and validation strategies are completed before silicon bring‑up.
• Oversee characterization, validation, and silicon debug activities.
• Integrate feedback from marketing and technical marketing to ensure product‑to‑customer alignment.
• Identify validation gaps and drive cross‑team closure.

End‑to‑End Product Readiness

• Own the full solution lifecycle—from product definition to validated, customer‑deployable silicon.
• Ensure deliverables meet cost, performance, and time‑to‑market goals.
• Coordinate with hardware, software, and customer‑facing teams to enable complete solution readiness.

PREFERRED EXPERIENCE

• Proven success delivering hardware products from concept to post‑silicon validation.
• Strong background in FPGA, IP, or ASIC design and verification flows.
• Experience with DDR, memory controllers, MIPI, or HDMI.
• Knowledge of memory technologies (DDR5/DDR4, LPDDR5/LPDDR6) and JEDEC standards.
• Hands‑on experience with SystemVerilog, digital design methodologies, and protocol integration.
• Familiarity with FPGA IP development flows and verification.
• Strong understanding of customer requirements, system‑level trade‑offs, and solution architecture.
• Demonstrated ability to excel in dynamic, cross‑disciplinary environments.
• Scripting and automation proficiency to enhance design and validation workflows.
• Experience working effectively across global teams.

ACADEMIC QUALIFICATIONS

• Bachelor's or Master's degree in Electrical Engineering or Computer Engineering.

LOCATION: 

•  San Jose, CA

Role is not eligible for visa sponsorship.

#LI-RW1

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD's “Responsible AI Policy” is available here.

This posting is for an existing vacancy.