Verification Design Engineer Job Listing at AMD in Austin, TX (Job ID 86122-en-us)

Description

WHAT YOU DO AT AMD CHANGES EVERYTHING 

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.  

THE ROLE: 

The Infinity Fabric network on the chip verification team is growing and looking for qualified candidates to help verify our configurable switches and die-to-die interconnect. Infinity Fabric is part of every new AMD product being developed for AI/ML, Client, Server, Graphic Accelerator, and Semi-Custom markets. If you would like to read more about AMD's Infinity Architecture, please reference AMD's website and this PDF: amd-instinct-mi300x-platform-data-sheet.pdf. 

THE PERSON: 

• Pre-silicon verification engineering background to help enhance our verification environment and methodology to support new types of AMD products.
• Collaborate with teams across the globe. Engineers interact with architects, RTL designers, performance engineers, and post-silicon validation engineers and have opportunities to develop deep expertise in the Infinity Fabric architecture.

KEY RESPONSIBILITIES:

• Be comfortable interacting with a diverse set of colleagues, self-motivated to solve problems, and proactive to get help when needed.
• Develop software models of design components using object-oriented SystemVerilog and the UVM verification library.
• Develop and maintain software to facilitate unit testing of verification code and debug of complex simulation fails.
• Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers and develop deep expertise in the Infinity Fabric architecture.
• Ensure the quality of design components before those components are fabricated.

PREFERRED EXPERIENCE:

• Exposure to verifying complex design blocks at the IP or SoC level using Verilog, SystemVerilog, UVM or related technologies in previous work experience.
• Proficient in driving AI prompts to augment and elaborate one's work efficiency
• Strong background in computer architecture and object-oriented software development.
• Experience with scripting in languages such as Python or Perl.
• Be comfortable interacting with a diverse set of colleagues, self-motivated to solve problems, and proactive to get help when needed.

ACADEMIC CREDENTIALS:

Bachelor's or master's degree in Electrical Engineering, Computer Engineering, or Computer Science.

LOCATION:

Austin, TX

This role is not eligible for visa sponsorship

#LI-DD3

#LI-HYBRID

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD's “Responsible AI Policy” is available here.

This posting is for an existing vacancy.