Lead Full chip Soc Sign off & EMIR closure Engineer Job Listing at AMD in Bengaluru, KA (Job ID 77163-en-us)

Description

WHAT YOU DO AT AMD CHANGES EVERYTHING 

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.  

MTS SILICON DESIGN ENGINEER  

THE ROLE: 

The focus of this role is to build, execute, and sign off on the EMIR closure for the IP/Full chip SOC.

THE PERSON:  

The candidate to have a passion for complex processor architecture, digital design, and verification in general. The candidate should be  team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. The candidate should have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. 

KEY RESPONSIBILITIES:  

• - EMIR closure at Tile /Partition/Subsytem/SOC levele on a particular node
•  

  • Ownership of EMIR Flow & Signoff

    • Drive EMIR closure for design blocks and full-chip integration.
    • Align EMIR analysis phases with PD milestones (INIT, PREFINAL, FINAL). 
    • Ensure compliance with signoff limits provided by SIPI team for given technology node
    • Ability to analyze EMIR violations and propose implementation choices.
    • Familiarity with DFx and scan architecture for EMIR considerations.
    •  
    • Technical Leadership
      • • Define EMIR signoff strategy, including IR drop and electromigration analysis.
        • Review floorplan, clocking, and bus structures for IR hotspots.
        • Coordinate bump allocation and power rail alignment with integration teams. 
   

  • Collaboration & Coordination

    • Work closely with block owners, PD team, and integration team to execute EMIR runs.
    • Conduct EMIR run reviews and debug sessions with stakeholders.

  • Methodology & Flow Development

    • Maintain and improve EMIR flow
    • Engage with SIPI team for current profile analysis and probe pad/interposer runs.

PREFERRED EXPERIENCE:  

• Minimum 7 to 10 years of relevant work experience.

• Expertise in Synthesis , ICC2/ FC (Fusion Compiler) Physical Design flows/methodologies or equivalent tools.
• Expertise in Signoff tools like  Ansys Redhawk on EMIR, PT-PX for Power signoff and Primetime for Timing
• Should have worked as a go to person or technical lead for at least few full chip projects.
• Strong technical leadership and ability to mentor/guide/coach design engineers to achieve and deliver project goals.
• Strong inter-personal skills and ability to collaborate with teams spread across multiple geos.
• Should have good scripting experience in Shell, Python, Perl, TCL, UNIX along with decode/debug old existing scripts.
• Must be using AI technologies in day to day problem solving

ACADEMIC CREDENTIALS:  

• Bachelors or Masters degree in computer engineering/Electrical Engineering 

#LI-SR4

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.